Bus grant can be defined as a condition after which the CPU receives a Bus request, it is activated by the CPU to inform the external DMA controller that the buses are in high impedance state and the requesting DMA can take control of the buses. Once the DMA has taken the control of the buses it transfers the data.